Critical Section	1	 Mutual Exclusion: At most one process in a critical section at at time. Absence of Deadlock: If two or more processes are trying to enter, one will succeed.
<pre>process CS[i = 1 to n] { while (true) { entry protocol; critical section; exit protocol; noncritical section; } } Assume process entering CS will evenutally leave it.</pre>		Absence of Unnecessary Delay: Process gets to enter CS without unnecessary delay.
		Eventual Entry: A process trying to enter CS will eventually succeed. Note: $\langle S \rangle$ is implemented by:
		CSenter; S CSexit;
		(Assuming that all other non-independent statements are similarly protected.)
Engineering 8893: Locks & Barriers	February 10, 2004	Engineering 8893: Locks & Barriers February 10, 2004

Coarse Grained Solution

```
bool lock = false;
# bool in[1:n] = { false } -- 'thought' variable
## INV: |{ j | in[j] }| <= 1 /\ lock = (E)j.in[j]
process CS[i = 1 to n] {
  while (true) {
    <await (!lock) lock = true;
    # in[i] = true
    >
    ## in[i]
    critical section;
    < # in[i] = false
    lock = false; >
    noncritical section;
  }
}
```

3

Engineering 8893: Locks & Barriers

4

Hardware Solution: Test & Set

Modern CPUs offer instructions to aid mutual exclusion. Test-and-set is one:

TS $\mathbf{r}_{i} \mathbf{r}_{j} \stackrel{df}{=} \langle \mathbf{r}_{i} := \mathtt{M}[\mathbf{r}_{j}]; \ \mathtt{M}[\mathbf{r}_{j}] := \mathtt{true}; \rangle$

Implement above coarse grained solution as:

```
bool lock = false;
process CS[i = 1 to n] {
  while (true) {
    do { r1 := &lock;
        TS r0 r1;
    } while (r0);
    critical section;
    lock = false;
    noncritical section;
  } }
```

After-you Algorithm

```
int t := 0;
## INV: t == 0 \/ t == 1
process PO {
                                 process P1 {
    while (true) {
                                     while (true)
      t := 1;
                                       t := 0;
      < await (t == 0) >
                                       < await (t == 1) >
                                                                  ## t == 0:
                                       ## t == 1:
      critical section;
                                       critical section;
    }
                                     }
}
                                 7

    Enforces mutual exclusion
```

- Deadlock free
- Causes unnecessary delay
- Doesn't ensure eventual entry

Engineering 8893: Locks & Barriers

February 10, 2004

7

5

Safe-Sluice Algorithm

bool r[2] := {false, false};
process P0 {
 r[0] := true;
 < await (!r[1]) >
 ## A0
 critical section;
 r[0] := false;
 }

process P1 {
 r[1] := true;
 < await (!r[0]) >
 ## A1
 critical section;
 r[1] := false;
}

- Enforces mutual exclusion
- Deadlocks

Engineering 8893: Locks & Barriers

February 10, 2004

8

6

To prove mutual exclusion we want to find assertions A0 and A1 such that:

- A0 is true whenever P0 is in its critical section.
- A1 is true whenever P1 is in its critical section.
- Both can't be true at once: $\neg(A0 \land A1)$

A first try:

 $\texttt{A0} \stackrel{\text{df}}{=} \texttt{r}[0] \land \lnot\texttt{r}[1] \qquad \qquad \texttt{A1} \stackrel{\text{df}}{=} \texttt{r}[1] \land \lnot\texttt{r}[0]$

Is there interference?

A second try:

Introduce a "thought variable" (auxiliary variable) t such that if $r[0] \wedge r[1]$ then t = i indicates that process i was the first to set its request flag.

```
bool r[2] := {false, false};
int t := 0; # thought variable
process P0 {
                                             process P1 {
     < r[0] := true; t := 1; >
                                                   < r[1] := true; t := 0 >
     < await (!r[1]) >
                                                   < await (!r[0]) >
                                                                                          ## AO
                                                   ## A1
     critical section:
                                                   critical section:
     r[0] := false;
                                                   r[1] := false;
}
                                             7
                                                    \texttt{A1} \stackrel{\text{df}}{=} \texttt{r}[1] \land (\neg\texttt{r}[0] \lor \texttt{t} = 1)
A0 \stackrel{\text{df}}{=} \mathbf{r}[0] \land (\neg \mathbf{r}[1] \lor \mathbf{t} = 0)
• interference?
```

```
• A0 \wedge A1 \Leftrightarrow false?
```

Eliminating Deadlock

We can use ${\tt t}$ to eliminate the deadlock in Safe-sluice:

```
bool r[2] := {false, false};
int t := 0; # no longer just a thought variable
process PO {
                                 process P1 {
    < r[0] := true; t := 1; >
                                    < r[1] := true; t := 0 >
    < await (!r[1] || t == 0) >
                                     < await (!r[0] || t == 1) >
    ## AO
                                     ## A1
    critical section:
                                    critical section:
    r[0] := false;
                                    r[1] := false;
}
                                }
```

Splitting the atomic assignment — Peterson's algorithm

If we do it right we don't need to combine the two assignment statements into an atomic action:

```
bool r[2] := {false, false};
int t := 0; # turn indicator
process PO {
                                 process P1 {
    r[0] := true;
                                     r[1] := true;
                                     t := 0
    t := 1;
    < await (!r[1] || t == 0) >
                                     < await (!r[0] || t == 1) >
    ## BO
                                     ## B1
    critical section:
                                     critical section:
    r[0] := false;
                                     r[1] := false;
}
                                 }
```

We need new assertions B0 and B1 (why?)

Engineering 8893: Locks & Barriers

```
February 10, 2004
```

9

Engineering 8893: Locks & Barriers

February 10, 2004

12

Let's introduce another thought variable n[i] to indicate when Pi is between the two assingments:

```
bool r[2] := {false, false};
int t := 0; # turn indicator
bool n[2] = {false, false}
                                               process P1 {
process PO {
      < r[0] := true; n[0] := true> < r[1] := true; n[1] := true; >
     < t := 1; n[0] := false >
                                                     < t := 0; n[1] := false; >
      < await (!r[1] || t == 0) >
                                                     < await (!r[0] || t == 1) >
      ## BO
                                                     ## B1
      critical section:
                                                     critical section:
      r[0] := false;
                                                     r[1] := false;
}
                                               3
\mathsf{B0} \stackrel{\mathrm{df}}{=} \mathsf{r}[0] \land \neg \mathsf{n}[0] \land (\neg \mathsf{r}[1] \lor \mathsf{t} = 0 \lor \mathsf{n}[1])
\mathsf{B1} \stackrel{\mathsf{df}}{=} \mathbf{r}[1] \land \neg \mathbf{n}[1] \land (\neg \mathbf{r}[0] \lor \mathbf{t} = 1 \lor \mathbf{n}[0])
```

Spin Loops

Note that the await condition !r[1] || t == 0 does not satisfy the AMO property.

Despite this we can still implement it using a spin loop. Think of it this way:

```
loop {
    exit when !r[1]
    exit when t == 0
}
## !r[1] || t == 0
```

Clearly when the loop exits the assertion is true.

This is implemented as while (r[1] && t != 0) /* spin */ ; Can we implement < await(a && b) > as while (!a || !b) /* spin */ ; ?

13

Full Proof Outline

To be complete we should put in all the assertions and show non-interference.

```
bool r[2] := {false, false};
int t := 0; # turn indicator
bool n[2] = {false, false}
                                 process P1 {
process P0 {
    ## true
                                     ## true
    < r[0] := true; n[0] := true>
                                    < r[1] := true; n[1] := true; >
    ## r[0] && n[0]
                                     ## r[1] && n[1]
    < t := 1; n[0] := false >
                                     < t := 0; n[1] := false; >
    ## r[0] && !n[0]
                                     ## r[1] && !n[1]
    < await (!r[1] || t == 0) >
                                     < await (!r[0] || t == 1) >
    ## BO
                                     ## B1
    critical section;
                                     critical section;
    r[0] := false;
                                     r[1] := false;
}
                                 }
```

Engineering 8893: Locks & Barriers

for (int r = 1; $r \le 20$; r++) {

turn.val[pid] = turn.max() + 1; for (int j = 0; j < n; j++) {</pre>

while (turn.val[j] != 0 &&

(turn.val[pid] > turn.val[j] ||

(turn.val[pid] == turn.val[j] && pid > j)))

Thread.sleep((int)Math.round(Math.random()*1));

turn.val[pid] = 1;

if (j != pid) {

// Critical section

// Exit protocol
turn.val[pid] = 0;
// noncritical section

}

}

}

```
February 10, 2004
```

15

Invariant:

$$\begin{aligned} \forall i, 1 \leq i \leq n \Rightarrow \left(\left(\texttt{CS}[i] \text{ in its critical section } \right) \Rightarrow \left(\texttt{turn}[i] > 0 \land \\ \forall j, (1 \leq j \leq n \land j \neq i) \Rightarrow \left(\texttt{turn}[j] = 0 \lor \texttt{turn}[i] < \texttt{turn}[j] \right) \right) \end{aligned}$$

Bakery Algorithm

```
int turn[1:n] = ([n] 0);
process CS[i = 1 to n] {
  while (true) {
      < turn[i] = max(turn[1:n]) + 1; >
      for [j = 1 to n st j != i]
           < await (turn[j] == 0 or turn[i] < turn[j]) ; >
      critical section;
      turn[i] = 0;
      noncritical section;
   }
}
```

Engineering 8893: Locks & Barriers

February 10, 2004

16

Barrier Synchronization

Typical structure for parallel itterative algorithms:

```
process Worker[i = 1 to n] {
  while (true) {
    code to implement task i;
    wait for all n tasks to complete;
  }
}
```

Mutual Inclusion

int s[n] := {-1}; int c[n] := {-1}; process Pi { process Pj { for [r := 0 to n] { for [r := 0 to n] { s[i] := s[i] + 1;s[j] := s[j] + 1;Round(i, r); Round(j, r); c[i] := c[i] + 1; c[j] := c[j] + 1;Barrier Barrier } } } }

Working: s[i] > c[i]In barrier: s[i] == c[i]

While process i is working on round k, process j must be finished round k-1 and not yet started round k+1.

 $\text{Desired invariant:} \mathbf{ls}[i] > \mathbf{c}[i] \Rightarrow \forall j, \mathbf{c}[j] \geq \mathbf{c}[i] \land \mathbf{s}[j] \leq \mathbf{s}[i]$

Engineering 8893: Locks & Barriers

February 10, 2004

19

Flags and Coordinators

```
int arrive[1:n] = \{0\};
int continue [1:n] = \{0\};
process Worker[i = 1 to n] {
                                 process Coordinator {
  while (true) {
                                   while (true) {
                                      for [i = 1 \text{ to } n] {
    code to implement task i;
    arrive[i] = 1;
                                        < await (arrive[i] == 1); >
    < await (continue[i] == 1); >
                                       arrive[i] = 0;
    continue[i] = 0;
                                      7
 }
                                      for [i = 1 to n] continue[i] = 1;
}
                                   }
                                  }
```

Shared Counter

```
process Worker[i = 1 to n] {
  while (true) {
    code to implement task i;
    < count = count + 1; >
    < await (count == n); >
  }
}
```

How to ensure that count = 0 at the start of each itteration?

Engineering 8893: Locks & Barriers

February 10, 2004

20

Flag Synchronization Priciples

- A process that waits for a synchronization flag to be set should be the one to clear the flag.
- A flag should not be set until it is known to be clear.

Inefficiencies

- Extra process for Coordinator
- Coordinator is slower for more processes.
- Solutions
 - Combining Tree Barrier
 - Symmetric Barrier

Data Parallel Algorithms

Parallel Prefix: $\forall i, 0 \leq i < n \Rightarrow sum[i] = \sum_{j=0}^{i} a[j]$

int a[n], sum[n], old[n]

Engineering 8893: Locks & Barriers

February 10, 2004

23

21

Jacobi Iteration (Laplace's eqn):

int grid[n+1,n+1], newgrid[n+1,n+1]; bool converged = false;

process Grid[i = 1 to n, j = 1 to n] {
 while (!converged) {
 newgrid[i,j] = (grid[i-1,j] + grid[i+1,j] +
 grid[i,j-1] + grid[i,j+1]) / 4;
 converged = (test for convergence)
 barrier(i);
 grid[i,j] = newgrid[i,j];
 barrier(i);
 }
}

Engineering 8893: Locks & Barriers

February 10, 2004

24

Bag of Tasks

```
while (bag is not empty) {
  get task from the bag;
  execute the task, possibly generating new ones;
}
```

- Task is independent unit of work.
- Bag represents collection of tasks.
- Scalable set number of workers to number of processors.
- Load balanced if a tasks takes longer, other workers will do more tasks.

Example: Adaptive Quadrature

process Worker[w = 1 to PR] { double left, right, fleft, fright, lrarea; double mid, fmid, larea, rarea; bool done = false; while (!done) { < idle++; done = (idle == PR && bag is empty); > if (!done) { < await (size > 0) get task (left, right, fleft, fright, lrarea) from bag; idle--; > mid = (left+right)/2; fmid = f(mid);larea = (fleft + fmid) * (mid - left) / 2; rarea = (fmid + fright) * (right - mid) / 2; if ((abs(larea+rarea) - lrarea) > EPSILON) {

```
put (left, mid, fleft, fmid, larea) into bag;
   put (mid, right, fmid, fright, rarea) into bag;
  } else {
     total += lrarea;
  }
}
```

Engineering 8893: Locks & Barriers

February 10, 2004