

ENG 4862 MICROPROCESSORS

Spring 1996 FINAL EXAMINATION

Memorial University of Newfoundland
St. John's Canada A1B 3X5

August 9, 1996 Friday 9 to 11.30 AM. :: X-2043 :: RV

Clearly state your assumptions, if any. Answer all questions. Write all your answers in the answer book. INTEL handbooks may be used. Text books and class notes are not allowed.

Enclosed are the ASCII table and extracts from data sheets of the following devices: 8088 Microprocessor, 74LS138 Decoder, Am9232 UV-EPROM, and MCM6208C SRAM.

100+6 : Total Marks

0. State why the following are not valid instructions in 8086/88 assembly language:

- (a) AND SS:[BX+SI], 37CH
- (b) SUB CX, [AX+23]
- (c) OUT 2AH, AH
- (d) PUSH AL

1. Suppose that a programmable timer device has to be added to an 8088-based computer such that the timer causes a type 12h interrupt every one second. Explain how this can be accomplished. Assume that the timer has already been programmed to generate an appropriate signal every one second, and that the interrupt service routine corresponding to the timer is loaded into the memory starting at FE840h.

2. Sketch the waveform on the data line of a serial communication interface when 'ú' (lower case) is transmitted with one stop bit and space parity at 4800 baud/sec. Assume that logic high corresponds to -12 V and logic low to +12 V. Calculate the time required to fill a screen which has 80 characters per line and 24 lines per screen.

3. Discuss briefly the functions of the following devices in an 8086-based minimum mode system:

- a) DMA Controller
- b) 74LS373 Octal transparent negative edge-triggered D-latch with tristate buffer.

4. BONUS: We know that an I/O device can be I/O mapped or memory mapped in an Intel 8086/8088 microprocessor based system, also understand the implications of both alternatives. Similarly, a memory device can be either memory mapped or I/O mapped. Discuss the effects of I/O mapping a memory device.

5. Study carefully the attached timing diagram. This diagram contains waveforms of certain signals in a system based on an Intel microprocessor.

- 2. a) Which microprocessor is used in the system? How can you determine this?
- 2. b) What is the clock speed and the crystal speed of the system?
- 2. c) How many bus cycles are represented in this diagram? How can you determine this?
- 3. d) Describe in words the contents of the READY line during these bus cycles.
- 5. e) What type of bus cycle is each of them? Looking at the status lines, determine if any of these are opcode fetch bus cycles. Hint: Find out the Segment used.
- 2. f) If (CS) = A000, determine the contents of the instruction pointer at the start of these bus cycles.
- 8. g) Explain what is accomplished by the system during these bus cycles. Assume the following register contents. (DS):4000, (ES):A000, (SS):2000, (AX):ED6A, (BX):407B, and (DX):44AE.
- 2. h) Looking at the data bus contents determine the contents of the CPU registers SI and CL.
- 2. i) What are the final contents of AX and DX?
- (2.) j) BONUS: Supposing an interrupt request arrives at the INTR input pin sometime during one of these bus cycles, what will be the consequence?

