

4862 Final Exam

Solutions

1. 64K RAM $\rightarrow \frac{64K}{8} \text{ bytes} = 8KB$ (64K is the number of bits)
(This memory might be scattered i.e. 64K bits at 64K locations).
We also need the memory organization (number of bits per location) and the type of RAM (SRAM or DRAM).

SRAM

- cell is RS FlipFlop
- 4-6 transistors/cell
- fast
- low density

DRAM

- 1-2 transistors/cell
- must be refreshed
- slower
- high density
- cheaper per bit

DRAM Addressing

2. The address lines are time multiplexed. First the row, and then the column address values are placed on the lines. The Row Address Strobe (\overline{RAS}) indicates the presence of row values; the Column Address Strobe (\overline{CAS}) indicates the presence of column values.

2. PIT IC

$$\text{Sms period} \rightarrow f = \frac{1}{\text{Sms}} = 200\text{Hz}$$

$$\therefore \text{Count} = \frac{2\text{MHz}}{200\text{Hz}} = 10000 \quad (= 2710H)$$

$$\text{Control word} = 0011 \times 100 = 00110100b = 34H$$

```
MOV AL, 34H
OUT 0A3H, AL
MOV AX, 10000
```

```
OUT 0A0H, AL
MOV AL, AH
OUT 0A0H, AL
```

3.

	<u># bytes (# of bus cycles)</u>	<u>clock cycles</u>
MOV AX, 0 (↑ 16 bit register)	3	4
SUB AX, AX	2	3
XOR AX, AX	2	3

In both cases, SUB and XOR are faster than MOV. Either instruction should be used.

The INTEL CPUs do not support memory-to-memory operations. Thus the 8088/8086 can not subtract or exclusive or a memory location with itself.

4.

With memory-mapped I/O, an I/O device uses memory accesses to read or write data. Thus \overline{MEMR} and \overline{MEMW} lines are used. The effect is that IN and OUT are not used to access the ports, but MOV and other instructions are.

For the given address lines, $2^8 = 256$ mirror images exist.

```
MOV BYTE PTR ES:[BX], 80H
```

Example physical address = 80007H

$$\therefore (ES) = 8000H$$

$$(BX) = 0007H$$

5. When an NMI occurs:

- CPU finishes current instruction
- flags are saved to the stack
- TF & IF are cleared
- PUSH CS
- PUSH IP
- Type 2 (NMI) called \therefore location 00008H
(IP) \leftarrow [00008H]
(CS) \leftarrow [0000AH]
- Instruction as CS:IP executed.

Memory locations 00008H to 0000BH are used.

00008	A2
00009	25
0000A	00
0000B	F3

6. There are 3 T1 clock cycles. The second bus cycle contains $\frac{4}{=}$ clock cycles. The extra clock cycle must be an IDLE state, and not a WAIT state, because the \overline{RD} line goes high on the fourth clock cycle, thus the fourth clock is T4. The next clock cycle is not a T1 state, since ALE does not become active. Thus the EU must be busy executing a long instruction, and the BIU has filled the queue, so that no bus activity can occur on that cycle.

Bonus Question

System A

233 MHz CPU

33 MHz bus

System B

200 MHz CPU

50 MHz bus

For most operations, system B will be the faster system. Although the CPU is about 14% slower, and thus instructions execute more slowly, the bus is about 51% faster. This means that the CPU can retrieve instructions and data much faster in system B. So in applications where movement of data is more important, such as multimedia or server applications, system B will be significantly faster because the BIU-equivalent will be busier than the EU-equivalent.

PART II

7(a) I. Determine machine code:

PUSH AX : $01010\ 000$ = **50** $\overline{0R}$
11111111 $\overline{11100000}$ = FF FF
mod R/M

MOV AX, [BX+DI] : $1000\ 1011$ = **8B 01**
dw $\overline{00}$ $\overline{000}$ $\overline{001}$
mod REG R/M

(Part marks: Mem to Acc: $1010\ 000$, AS 16 \rightarrow AIAS 16)

OUT SOH, AX : $1110\ 0111$ = **E7 50**
w $\overline{0101\ 0000}$
S O

POP AX : $01011\ 000$ = **58** $\overline{0R}$
1000 1111 $\overline{11000000}$ = 8F C0
mod R/M

Stack : SS:SP = 4600:1000 = **47000**
 \therefore First access is at 46FFE


Data : DS:(BX+DI) = 4000 : (0600+10AS) = **416AS** (odd)

Code : CS:IP = F200 : 15BA = **F35BA** (even)

Machine is an 8086 (16-bit):

Address	F35BA	46FFE	F35BC	416A5	416A6	F35BE	00050	46FFE
Data	8B 50	1997	E7 01	8C ??	?? 60	58 50	60 8C	1997
Type	MEMR	MEMW	MEMR	MEMR	MEMR	MEMR	IOW	MEMR
	push		mov			out	pop	

assumed -- (same) --



(C)

(IP) = 15BA + 6 bytes = 15C0 (depends on exact machine code)


(SP) = 1000 (no change)

(AX) = 1997 (no change)

These instructions do not affect any flags.

8. (a) Need 16KB RAM \therefore use 2 16K \times 4 SRAM
 Need 10KB ROM \therefore use 3 4K \times 8 ROM (total of 12KB).

(b)



(C) SRAMs : 000 x xx?? ???? ???? : 00000 - 03FFF
 04000 - 07FFF
 ...
 1C000 - 1FFFF } 8 MI.

ROM #0 : 101 x xxxx ???? ???? : A0000 - A0FFF
 A1000 - A1FFF
 ...
 BF000 - BFFFF } 32 MI.

ROM #1 : C0000 - C0FFF } 32 MI
 C1000 - C1FFF
 ...
 DF000 - DFFFF }
 ROM #3 : E0000 - E0FFF } 32 MI
 E1000 - E1FFF
 ...
 FF000 - FFFFF } system can be booted.

8.(d)

$$\text{SRAM: } I_{IL} = 1\mu\text{A} \quad I_{IH} = 1\mu\text{A} \quad C_{IN} = 6\text{pF}$$

$$\text{EPROM: } I_{IL} = 10\mu\text{A} \quad I_{IH} = 10\mu\text{A} \quad C_{IN} = 6\text{pF}$$

$$\therefore \text{ TOTALS: } I_{IL} = 3 \times 10\mu\text{A} + 2 \times 1\mu\text{A} + 45\mu\text{A} = 77\mu\text{A}$$

$$I_{IH} = 77\mu\text{A}$$

$$C_{IN} = 3 \times 6\text{pF} + 2 \times 6\text{pF} + 20\text{pF} = 50\text{pF}$$

$$\text{For CPU: } I_{OL} = 2.5\text{mA} > 77\mu\text{A} \quad \therefore \text{OKAY}$$

$$I_{OH} = 400\mu\text{A} > 77\mu\text{A} \quad \therefore \text{OKAY}$$

$$C_{LOAD} = 100\text{pF} > 50\text{pF} \quad \therefore \text{OKAY}$$

\therefore No need to buffer the line

(e) Address to Data valid

$$3 T_{CECL} - T_{CLAV} - T_{atch} - T_{DVEL}$$

$$= 3(125) - 50 - 30 - 5 = 290\text{ns} > 250\text{ns} = t_{acc} \quad \therefore \text{OKAY}$$

Chip enable to Data valid

$$3 T_{CECL} - T_{CLAV} - T_{atch} - T_{Decoder} - T_{DVEL}$$

$$= 290\text{ns} - 40\text{ns} = 250\text{ns} = 250\text{ns} = t_{CE} \quad \therefore \text{OKAY (barely)}$$

Output enable to Data Valid

$$2 T_{CECL} - T_{CLRL} - T_{DVEL} - T_{or}$$

$$= 250\text{ns} - 70 - 5 - 10 = 165\text{ns} > 100\text{ns} = t_{oe} \quad \therefore \text{OKAY}$$

The EPROM (barely) works with no WAIT STATES. Slowing the crystal frequency a "little bit" will cause the second equation to have extra time, and not be so barely successful.

8.(f) ; Routine to setup and control a signal crossing

; Set up PPI

MOV AL, 82H

OUT 63H, AL ; send control word

MOV AL, 0

OUT 60H, AL ; Turn off bit 0, port A

; Set up PIT, counter 0

MOV AL, 36H

OUT 73H, AL ; Counter 0, mode 3, 2 bytes

MOV AX, 40000 ; count value = 40000

OUT 70H, AL

MOV AL, AH

OUT 70H, AL

; Set up PIT, counter 1

MOV AL, 56H

OUT 73H, AL ; Counter 1, mode 3, 1 byte

MOV AL, 100 ; count value = 100

OUT 71H, AL

; Main Loop:

Check: IN AL, 61H ; check Port B

AND AL, 00000011b ; bits 0 or 1 on?

JZ No_train

Train: MOV AL, 00000001b ; train is present, so turn on signal

JMP Signal

No_train: MOV AL, 00000000b ; No train at Crossing

Signal: OUT 60H, AL ; turn signal on or off

JMP Check ; repeat check for train.

PPI Control Word

$$\begin{array}{r} 10000010 \\ \hline \text{A} \quad \text{E} \quad \text{C} \end{array} = 82\text{H}$$

PIT Control Word

$$\text{Counter 0: } 0011 \times 110 = 36\text{H}$$

$$\text{count value} = 40000$$

$$\text{Counter 1: } 0101 \times 110 = 56\text{H}$$

$$\text{count value} = 100$$