
Memorial


Faculty of Engineering and Applied Science

Engineering 4862 Microprocessors

Lecture 24

Cheng Li EN-4012 licheng@engr.mun.ca





Interface DAC to a PC

- DAC (Digital-to-Analog Converter) - Device used to convert digital pulses to analog
 - signals - Two methods of making the DAC
 - · Binary weighted
 - R / 2R ladder
 - The vast majority of IC use R / 2R since it can achieve a much high degree of precision

Engr 4862 Microprocessors

Criterion for Judging a DAC: Resolution

- Resolution is a function of the number of binary inputs. → common ones are 8, 10, 12 pins
- The number of analog output levels is equal to 2^n , where *n* is the number of data inputs
- ➔ 8-input DAC (MC1408)
- gives 256 discrete voltage/current levels of output
- → 12-input DAC → 4096 voltage/current levels → 16-input DAC → 65,536 voltage/current levels

Engr 4862 Microprocessors

MC1480 DAC (or DAC 808)

- · In MC1480, the digital inputs are converted to current $(\mathrm{I}_{\mathrm{out}})$ and by connecting a resister to the $I_{\mbox{\scriptsize out}}$ pin, we convert the result to voltage.
- The current provided by $I_{out} \mbox{ is a function of binary numbers at D0-D7 and the reference current.}$ + I_{ref} is generally set to 2.0 mA.
- $I_{out} = I_{ref} \cdot (D_7/2 + D_6/4 + D_5/8 + D_4/16 + D_3/32 + D_2/64 + D_1/128 + D_0/256).$

Engr 4862 Microprocessors




• Example1


- Interface MC1480 to Microprocessor through PPI 8255


• Example2


- Interface AD558 directly to Microprocessor


Engr 4862 Micrope


















Pin Description

- RD: active low input signal

 RD is used to get the converted data out of the chip
 When CS = 0, if a high-to-low pulse is applied to the RD pin, the 8-bit digital output shows up at the D0 D7 data pins
 Thus, RD is also referred to as output enable
- WR: active low input signal → Start Conversion - If CS = 0, when WR makes a low-to-high transition, the ADC 804 starts converting the analog input value to an 8-bit digit number Ing #62 Mempersens



8253 / 8254 Timer

- · Each of the three counter has 3 pins associated - CLK: input clock frequency
 - · A square wave of 33% duty cycle
 - 8253: 0 ~ 2 MHz, 8254: 0 ~ 8 MHz - OUT: can be square wave, or one shot
- GATE: Enable (high) or disable (low) the counter • Data Pins: (D0 ~ D7)
- Allow the CPU to access various registers inside the $\frac{8253}{54}$ for both read and write operations. RD and WR are connected to IOR and IOW of control bus. Engr 486

8253 / 8254 Timer

- · Each of the three counters must be programmed separately
- · Control byte must be first written into the control register. The 8253/54 must be initialized before use
- · The programmer can not only write the value of the divisor into the 8253/54, but read the content of the counter at any given time as well
- All counters are down counters.
 - Ener 4862 M

8253 / 8254 Timer

- · To program a given counter to divide the CLK input frequency, one must send the divisor to that specific counter's register.
- · Although all three counters share the same control register, the divisor registers are separate for each counter
- Example: given the port addresses for 8253/54: Counter 0: 94H Counter 1: 95H Control Reg: 97H Counter 2: 96H

8253 / 8254 Timer

- · Task1: program counter 0 for binary counter for mode 3 to divide CLK0 by number 4282 (BCD) MOV AL. 0011 0111B OUT 97H. AL MOV AX, 4282H (BCD needs H) OUT 94H, AL (Low Byte)
- MOV AL, AH
- OUT 94H, AL (High Byte)
- OUT0 = CLK0 / 4282 Engr 4862 Microprocessor

Shape of the 8253/54 Output

- · Given CLK = 1.193 MHz, the clock period of input frequency is 838 ns
- If the number N loaded into the counter is even, . both high and low pulse are the same length, which is N/2 * 838 ns
- If the number N loaded into the counter is odd, the high pulse is $(N\!+\!1)/2$ * 838 ns and the low pulse is $(N\!-\!1)/2$ * 838 ns
- → If N is odd, the high portion of the output square wave is slightly wider than the low portion Engr 4862 Micro

8253/54 Operation Modes

- · Mode 0: Interrupt on terminal count
 - The output is initially low, and remain low for the duration of the count if GATE=1. When the terminal count is reached, the output will go high and remain high until a new control word or new count number is loaded
 - Width of low pulse = N * T, where T is clock period - Example: GATE=1 and CLK = 1 MHz Clock count N = 1000

Engr 4862 Microprocessors

8253/54 Operation Modes

- · Mode 0: Interrupt on terminal count If GATE becomes low at the middle of the count, the count will stop and the output will be low. The count resumes when the GATE becomes high again \Rightarrow This in effect adds to the total time the output is low.
- · Mode 1: HW triggered / programmable one shot The triggering must be done through the GATE input by sending a 0-to-1 pulse to it. - Steps: 1) Load the count register 2) A 0-to-1 pulse must be sent to the GATE

input to trigger the count

8253/54 Operation Modes

- Mode 1: HW triggered / programmable one shot In Mode 1, after sending the 0-to-1 pulse to GATE, OUT becomes low and stays low for a duration of N*T, then becomes high and stays high until the
- GATE is triggered again If during the activation, a retriggered happened, then restart the down counting
- Mode 2: Rate Generator (Divide-by-N counter) In Mode2, if GATE=1, OUT will be high for N*T, goes low only for one clock pulse, then counter is reloaded automatically, and the process continues indefinitely. → Whole period: (N+1) * T

8253/54 Operation Modes


- · Mode 3: Square wave rate generator - Most commonly used
- · Mode 4: Software triggered strobe Similar to Mode2, except that the counter is not reloaded automatically
 - In Mode4, if GATE=1, the output will go high when loading the count, it will stay high for duration $\mathbb{N}^{\bullet}T$. After the count reaches zero, it becomes low for one clock pulse, then goes high again and stays high until a new command word or new count is loaded To repeat the strobe, the count must be reloaded


8253/54 Operation Modes

- Mode 5: Hardware triggered strobe

 Similar to Mode4, except that the triggering must be done with the GATE input
 - done with the GATE input
 The count starts only when a 0-to-1 pulse is sent to the GATE input
 - If GATE retriggered during the counting, it will restart the down counting

Engr 4862 Microprocessors






Encoding (Instruction \rightarrow Machine Code)

• E.gl (cont'd) MOV CL, [BX + 39A2H] (5) Format: ____ A2 39 (6) w = 1, CL → REG = 001 (7) MOD = 10, (BX + Disp) → R/M = 111


Therefore, the final code is

<u>10001010</u> <u>10001111</u> A2 39 **→** 8A 8F A2 39

Engr 4862 Microprocessors



Encoding (Instruction → Machine Code) E.g2. ADD WORD PTR ES: [BX + SI + 1053H], AX – Book P. 3-64 (5) Memory/register Operand with Register Operand 000000 dw mod reg r/m d = 1: LSRC=REG, RSRC=EA, DEST=REG d = 0: LSRC=EA, RSRC=REG, DEST=EA → d = 0 (6) Word operation → w = 1 – Book P. 6-55, Table 6-18 (7) 16-bit Disp → mod = 10 (8) Reg: AX → Reg = 000, RM = 000 Therefore, <u>00100110</u> 00000001 10000000 53 10 LEW With Management



E.g4. 36 81 8C 8E 00 F4 00
 Book P. 6-61, Table 6-23
 36 → Segment override prefix: SS
(2) 81 → many choices: ADD, OR, ADC, SBB,
xxx Reg16/Mem16, Immed16
(3) 8C → help to explain:
Mod Reg R/M: 10 001 100
→ Reg: 001 → OR Reg16/Mem16, Immed16
10000001 mod 001 r/m Disp-Lo Disp-Hi Data-Lo Data-Hi
10 110 Disp (008E) Data (00F4H)
P. 6-55: mod: 10, r/m: 110 → (BP) + D16
➔ Therefore, OR WORD PTR [BP + 008EH], 00F4H
Engr 4862 Microprocessors

	Decoding (Machine Code \rightarrow Instruction)
•	Practice Question:
	MOV DI, 12A9H
	CMP AX, [BX - 12]

B8 00 02 8E D8 B9 08 00 E2 FE MOV AX, 0200H MOV DS, AX MOV CX, 0008 here: LOOP here

Engr 4862 Microprocessors

About Test2

- Friday 9:00 9:50, EN 1040
- · Bring the Intel 8086/88 User's Manual
- Format:
 - 1. Analysis - 2. Design

 - 3. Address encoding and decoding
 - 4. Timing

Engr 4862 Microprocessors

Memory and Memory Interfacing

Memory Fundamentals

- In all computer designs, semiconductor memories are used as primary storage for code and data
- Requirement of primary memory → Fast in responding to CPU
- Types: RAM and ROM Memory capacity
- The capacity of a memory IC chip is always given in bits
 Chip capacity: the number of bits that a chip can store: Kbits, Mbits
 The capacity of a computer is given in bytes
 Example: A 4M chip 4M bits, A 4M computer 4M bytes
- Engr 4862 Mic

Memory and Memory Interfacing

- Memory organization

- Memory chips are organized into a number of locations within the IC • The number of bits that each location can hold is always
- equal to the number of data pins on the chipHow many locations exist inside a memory map?
- → That depends on the number of address pins
 → Given *x* the number of address pins → 2^x locations
- · The total number of bits that a memory chip can store is equal to the number of locations times the number of data bits per location

Engr 4862 Micro

Memory and Memory Interfacing

- Speed

- The speed of a memory chip is commonly referred to as its access time, varied from a few ns to hundreds of us.
- Characteristics

Capacity, Organization, Speed

- Examples
 256 K memory chip with 8 data pins
 - Organization: 32K * 8 / Address: 15pins
 - A memory chip has 13 address lines and 4 data lines
 Organization: 2¹³ * 4 = 8K * 4 = 32Kbits

Engr 4862 Microprocessors

Memory and Memory Interfacing

Summary

- Each memory chip contains 2^s locations, x is the number of address pins on the chip
 Each location contains y bits, y is the number of data pins
- The entire chip will contain 2x * y bits
- Memory Types
- Ntelinory 1 Ppcs
 ROM (non-volatile)
 PROM (Programmable ROM), OTP, need burner or programmer
 PPROM (Erasable Programmable ROM), UV-radiation to crase
 EEPROM (Electrical) treasable programmable ROM)
 Advantage: 1. Much quicker, 2. One can select byte to be erased, 3. One can program/erase while still on board Eng 462 Mosqueeness

Memory and Memory Interfacing

Memory Types

- Memory 1 ypes ROM (non-volatile) Flash Memory EPROM » Since 1990s » Advantage: the process of erasure of the entire content takes less than a second, erasure method is electrical » Widely used as a way to upgrade the BIOS ROM of the PC
 - Mask ROM

» The kind of ROM whose contents are programmed by the IC manufacturer → Low cost

RAM (volatile)

 Three types: SRAM, DRAM, NV-RAM

Engr 4862 Microprocessors

Memory and Memory Interfacing

- Memory Types

- RAM (volatile)
 SRAM (Static RAM)

 - SRAM (Static RAM)
 Storage cells in SRAM are made of flip-flops and therefore do not require refeshing in order to keep their data
 The problem is that each cell requires at least 6 transistors to build and the cell holds only one bit data
 The capacity of SRAM is far below DRAM
 SRAM (bynamic RAM)
 The use of a capacitor as a means to store data
 Cuts down the number of transistors needed to build cell
 However, it requires constant refreshing due to leakage
 Eag 482 Manpnessus

Memory and Memory Interfacing

Memory Types

- » 2. While it is being refreshed, the data can not be accessed

Engr 4862 Microprocessors

Memory and Memory Interfacing

- Packaging in DRAM

- To reduce the number of pins needed for address, multiplex demultiplexing is used
- demultiplexing is used Method is to split the address into half and send in each half of the address through the same pins → requires fewer pins Internally, DRAM is divided into a square of rows and columns, the first half of the address is called the row and the second half is called the column
- Organization of DRAM · Most DRAM are x 1 and x 4
- NV-RAM (Non-volatile RAM)
- Engr 4862

» Advantage:» 1. High density (capacity) » 2. Cheaper cost per bit » 3. Lower power consumption per bit

- » Disadvantage:» 1. Must be refreshed periodically

- RAM (volatile)
 DRAM (Dynamic RAM)

Memory Chip

- Memory Chip = Ex1: Find the organization and chip capacity for ROM 14 Address pins, 8 data pins = 12 Address pins, 8 data pins = Ex2: Find the organization and chip capacity for RAM 17 Address pins, 4 data pins, SRAM = 3 Address pins, 4 data pins, DRAM = Caddress pins, 4 data pins, DRAM = Caddress pins, 4 data pins, DRAM = Stat S + SRAM = 32K × 8 EPROM = M × 1 DRAM

Engr 4862 Microprocessors

ALE Timing in 8088 Based System

TI	T2	Т3	T4
	~		$ \ge $
×	×		
X Address	>	Data	
	noat		foat
	-	-	
ng			
	× 402799	Address float	A20288 foat Data

